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Abstract—This paper presents a simple unified approach
to the design of fixed-frequency pulsewidth-modulation-based
sliding-mode controllers for dc–dc converters operating in the
continuous conduction mode. The design methodology is illus-
trated on the three primary dc–dc converters: buck, boost, and
buck–boost converters. To illustrate the feasibility of the scheme,
an experimental prototype of the derived boost controller/con-
verter system is developed. Several tests are performed to validate
the functionalities of the system.
Index Terms—Continuous conduction mode (CCM), dc–dc
converter, nonlinear controller, pulsewidth modulation (PWM),
sliding-mode (SM) control.
I. INTRODUCTION
SLIDING-MODE (SM) controllers are well known for theirrobustness and stability. Ideally, SM controllers operate at
infinite, varying, and self-oscillating switching frequency such
that the controlled variables can track a certain reference path to
achieve the desired steady-state operation [1]. However, due to
the varying and high switching frequency, the feasibility of ap-
plying SM controllers in power converters is challenged. First,
extreme high-speed switching operation in power converters
results in excessive switching losses, inductor and transformer
core losses, and electromagnetic interference (EMI) issues.
Second, variable switching frequency complicates the design
of the input and output filters [2]. Hence, for SM controllers
to be truly applicable to power converters, their switching
frequencies must be constricted within a practical range.
Numerous methods have been proposed to constrict the
switching frequency of SM controllers [3]–[11]. In partic-
ular, those employing the hysteresis-modulation (HM) (or
delta-modulation) for implementing the control law normally
require either constant timer circuits to be incorporated to
ensure constant switching frequency operation [3], [4], or the
use of an adaptive hysteresis band that varies with parameter
changes to limit the variation of the switching frequency [5].
However, these solutions require additional components and
are unattractive for low cost voltage conversion applications.
Furthermore, due to the imposition of the ramp or timing func-
tion onto the SM switching function, the resulting converter
system may suffer from deteriorated transient response.
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Alternatively, the variation of the switching frequency of SM
controllers can be limited by changing the modulation method of
the SM controllers from HM to pulsewidth modulation (PWM),
which is sometimes known as the duty cycle control [6]–[9], [11],
[12]. This idea can be rooted back to one of the earliest papers on
SM controlledpower converters [12], which suggested that under
SM control operation, the control signal of an equivalent control
approach in SM control is equivalent to the duty cycle control
signal ofaPWMcontroller.Later,Sira-Ramirezetal. [13]pro-
posed a geometric framework to map the PWM feedback control
onto SM control and provided a rigorous proof of the equivalence
between SM and PWM controllers [14]. It has been shown that as
the switching frequency tends to infinity, the averaged dynamics
of a SM controlled system is equivalent to the averaged dynamics
of a PWM controlled system, thus establishing the relationship
. On the other hand, the same correlation has been de-
rivedinMartinezetal.[15],wherethenonlinearPWMcontinuous
controlwascomparedwithanequivalentcontrol. In theirmethod,
an average representation of the converter model was employed.
Hence, the migration of a SM controller from being HM based to
PWM based is made possible. Unfortunately, the theory was not
exploited to initiate the development of such controllers.
The first useful clue to how PWM techniques can be ap-
plied to SM control to develop fixed-frequency SM controllers is
probably due to Nguyen and Lee [7]. In two other related papers
[8] and [9], the state-space averaging technique is incorporated
into the controller’s modeling. By doing so, PWM duty cycle
control can be directly applied to the implementation of SM con-
trollers. This method of large signal averaging was also adopted
in [16], which implemented a PWM-based second-order SM
controller on a buck converter. However, while these papers
provided encouraging evidence on the feasibility of developing
such SM controllers, they fall short of a detailed study of the
technical aspects of the implementation. It is only recently that
the idea is revisited and experimentally demonstrated on a SM
voltage controlled (SMVC) buck converter [11]. Building on the
work of [7], [12]–[14], we demonstrate in [11] how PWM-based
SM controllers can be easily realized with simple analog inte-
grated circuits (ICs). Additionally, the earlier work [11] has also
presented the design methodology from a simple circuit design
perspective so that it can be conveniently adopted by practising
engineers.
Hence, in this paper, we develop a unified approach based
on the work of [11], to the design of PWM-based SM voltage
controllers for all basic dc–dc converter types. Similar to [11],
our aim is to present simple and ready-to-use control equations
for immediate implementation of the PWM-based SM voltage
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Fig. 1. Schematic diagrams of conventional HM-based PID SMVC converteres. (a) SMVC buck converter. (b) SMVC boost converter. (c) SMVC bulk-boost
converter.
controller. It is also worth mentioning that even though the dis-
cussion covers only the buck, boost, and buck–boost converters,
the approach is applicable to all other dc–dc converter types.
II. APPROACH
The detailed discussion of SM control theory, equivalent con-
trol method, and the relationship of SM control and duty ratio
control, can be found in [1], [13], and [14]. In the following,
we outline the modeling method and describe the detailed pro-
cedures for designing SM controllers for dc–dc converters in
continuous conduction mode (CCM) operation.
A. System Modeling
The first step to the design of an SM controller is to develop
a state-space description of the converter model in terms of the
desired control variables (i.e., voltage and/or current etc,). Our
focus in this paper is the application of SM control to converters
operating in CCM. The controller under study is a second-order
proportional integral derivative (PID) SM voltage controller.
Unlike most previously proposed SM voltage controllers, it
takes into account an additional voltage error integral term in
the control computation to reduce the steady-state dc error of
the practical SM controlled system.
Fig. 1 shows the schematic diagrams of the three PID SMVC
dc–dc converters to be discussed in this paper in the conven-
tional HM configuration. Here, , and denote the capaci-
tance, inductance, and instantaneous load resistance of the con-
verters respectively; , and denote the instantaneous ca-
pacitor, inductor, and load currents, respectively; , and
denote the reference, instantaneous input, and instantaneous
output voltages, respectively; denotes the feedback network
ratio; and or is the switching state of power switch .
In the case of PID SMVC converters, the control variable
may be expressed in the following form:
(1)
where , and are the voltage error, the voltage error dy-
namics (or the rate of change of voltage error), and the integral
of voltage error, respectively.
Substitution of the converters’ behavioral models under CCM
into (1) produces the following control variable descriptions:
, and for buck, boost, and buck–boost
converter, respectively
(2)
(3)
(4)
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TABLE I
MATRIX DESCRIPTIONS OF SMVC BUCK, BOOST, AND BUCK–BOOST
CONVERTERS OPERATING IN CCM
Next, the time differentiation of (2), (3), and (4) produces the
state-space descriptions required for the controller design of the
respective converter.
For the buck converter
(5)
For the boost converter
(6)
For the buck–boost converter
(7)
where is the inverse logic of , used particularly for
modeling the boost and buck–boost topologies. Rearrangement
of the state-space descriptions (5), (6), and (7) into the standard
form gives
(8)
where or (depending on topology). Results are summa-
rized in the tabulated format shown in Table I.
B. Controller Design
Having obtained the state-space descriptions, the next stage is
the design of the controller. For these systems, it is appropriate
to have a general SM control law that adopts a switching func-
tion such as
when
when (9)
where is the instantaneous state variable’s trajectory, and is
described as
(10)
with and , and representing the
control parameters termed as sliding coefficients.
1) Derivation of Existence Conditions: Next, we consider
how the existence conditions1 of SM control operation are ob-
tained for the converters. To ensure the existence of SM opera-
tion, the local reachability condition
(11)
must be satisfied. This can be expressed as
(12)
Example—Buck Converter:
• Case 1: :
Substitution of and the matrices in Table I
into (12) gives
(13)
• Case 2: :
Substitution of and the matrices in Table I
into (12) gives
(14)
Finally, the combination of (13) and (14) gives the simpli-
fied existence condition
(15)
Example—Boost Converter:
• Case 1: :
Substitution of and the matrices in Table I
into (12) gives
(16)
1Satisfaction of the existence conditions is one of the three necessary require-
ments for SM control operation to occur. It ensures that the trajectory at loca-
tions near the sliding surface will always be directed towards the sliding sur-
face. The other two necessary requirements are the hitting condition, which is
satisfied by the control law in (9), and the stability condition, which is satisfied
through the assignment of sliding coefficients [17].
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TABLE II
EXISTENCE CONDITIONS OF BUCK, BOOST, AND BUCK–BOOST CONVERTERS OPERATING IN CCM
• Case 2: :
Substitution of and the matrices in Table I
into (12) gives
(17)
Finally, the combination of (16) and (17) gives the simpli-
fied existence condition
(18)
The derived existence conditions for the buck, boost, and
buck–boost2 converters are tabulated in Table II. The selection
of sliding coefficients for the controller of each converter must
comply to its stated inequalities. We have taken into account the
complete ranges of operating conditions (minimum and max-
imum input voltages, i.e., and , and minimum
and maximum load resistances, i.e., and ). This
assures the compliance of the existence condition for the full
operating ranges of the converters.
Additionally, it should be noted that the inequalities involve
not only the system parameters and the sliding coefficients, but
also the various instantaneous state variables of the system,
which complicates the evaluation. In the case of designing an
SM controller with a static sliding surface, a practical approach
is to design the sliding coefficients to meet the existence con-
ditions for steady-state operations [11], [18]–[20]. Under such
consideration, the state variables and can be substituted
with their expected steady-state parameters, i.e., and
, which can be derived from the design specification. This
assures the compliance of the existence condition at least in the
small region of the origin.
Finally, in converters with high system parameters uncer-
tainty, it is necessary to also consider the circuit component
tolerances when evaluating the inequalities.
2) Selection of Sliding Coefficients: Clearly, the inequalities
in Table II provide only the general information for the existence
of SM, but give no details about the selection of the parameters.
For this purpose, we employ the Ackermann’s Formula for de-
signing static controllers [17]. This basically concerns with the
2The derivation procedure of the existence condition for the buck–boost con-
verter is similar to that of the boost converter.
selection of sliding coefficients based on the desired dynamic
properties. In this way, the stability condition3 of the system is
automatically satisfied. This is a direct approach of assuring sta-
bility, whereby the same objective of making the eigenvalues of
the Jacobian matrix of the system in SM operation to contain
negative real parts is achieved.
In our example, the equation relating the sliding coefficients
to the dynamic response of the converter during SM operation
can be easily found by solving , which results in a linear
second-order equation with three possible types of responses:
under-damped , critically damped , and
over-damped .
In the case of under-damped response converters, the desired
settling time s (1% criteria), where is the natural time
constant, can be set by tuning using
(19)
and the desired damping ratio can be set using
(20)
where
(21)
where is the percentage of the peak overshoot.
Note that the s (1% criteria) settling time assumed in the
derivation is the time taken for the controller to complete the
SM operation phase, i.e., the time taken for the state variable
trajectory to track from any point on the sliding surface to the
steady-state equilibrium. This time period does not include the
reaching phase, which itself requires a relatively small, but finite
time period for to move from an arbitrary position (depending
on the magnitude of the load or line disturbance and the capacity
of the energy storage element) to the sliding surface. Theoret-
ically, the total time taken to complete both the SM operation
phase and the reaching phase is equivalent to the settling time
for the converter. However, in practice, considering that the
3Satisfaction of the stability condition ensures that the state trajectory of the
system under SM operation will always reach a stable equilibrium point.
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Fig. 2. Basic structure of hysteresis modulator and pulsewidth modulator.
time taken to complete the SM operation phase is usually much
greater than the reaching phase, it is sufficient to consider only
the SM operation phase time as the settling time. Furthermore,
it should also be clarified that the aforementioned settling time
description is only strictly true for an ideal SM controller with
infinite switching frequency. For a finite-switching-frequency
SM controller, i.e., PWM-based SM controller, the settling time
will be slightly longer than the ideal case due to the nonideality
of the tracking motion.
Thus, the design of the sliding coefficients is now dependent
on the desired settling time of the response and the type and
amount of damping required, in conjunction with the existence
condition of the respective PWM-based controllers. It is worth
mentioning that the design equations in (19) and (20) are appli-
cable to all types of dc–dc converters.
3) Derivation of Control Equations for PWM-Based Con-
troller: The conventional SM controller implementation based
on HM [10] requires only control (9) and (10). The same con-
troller is used for all three converters. However, if the PWM-
based SM voltage controller is to be adopted [11], an indirect
translation of the SM control law is required so that PWM can
be used in lieu of hysteretic modulation (see Fig. 2). This re-
sults in a unique controller for each converter since their control
equations are all different. A detailed description of this imple-
mentation for the buck converter is provided in [11]. It can be
summarized in two steps. Firstly, the equivalent control signal
, which is a smooth function of the discrete input function ,
is formulated using the invariance conditions by setting the time
differentiation of (10) as [1]. Secondly, the equivalent
control function is mapped onto the instantaneous duty cycle
function of the pulsewidth modulator [11].
Example—Buck Converter: Equating
yields the equivalent control function
(22)
where is continuous and . Substitution of (22)
into the inequality gives
Multiplication of the inequality by gives
(23)
Finally, the mapping of the equivalent control function (23) onto
the duty ratio control , where ,
gives the following relationships for the control signal and
ramp signal for the practical implementation of the PWM-
based SM controller
(24)
and
(25)
Example—Boost Converter: Equating
yields the equivalent control function
(26)
where is continuous and . Substitution of (26)
into the inequality gives
Since , which also implies , the in-
equality can be rewritten as
Multiplication of the inequality by gives
(27)
Finally, the mapping of the equivalent control function (27) onto
the duty ratio control , where ,
gives the following relationships for the control signal and
ramp signal for the practical implementation of the PWM-
based SM controller
(28)
and
(29)
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Fig. 3. Schematic diagrams of the PWM-based PID SMVC converters. (a) SMVC buck converter. (b) SMVC boost converter. (c) SMVC bulk-boost converter.
The control equations required for the implementation of the
respective buck, boost, and buck–boost4 PWM-based SMVC
converters are tabulated in Table III. and are the con-
stant gain parameters for the feedback signals and
. The values of and can be found in terms of con-
verter’s parameters , and , and values of sliding coeffi-
cients , and , which must comply with the existence
condition shown in Table II.
C. Remarks
1) Controller Structure: Fig. 3 shows the schematic dia-
grams of the respective PWM-based SMVC converters. The
controller designs are based on the equations illustrated in
Table III. Careful examination of these circuits reveal that they
basically adopts the same structure as the PWM PD linear
control, but with additional components consisting of the in-
stantaneous input voltage and/or the instantaneous output
voltage . These are the components contributing to the
nonlinearity of the feedback control, and are therefore the key
properties keeping the controller robust to load and line regula-
tion under wide operating ranges. It should also be noted that
the integral term of the control variable, i.e., , is implicitly
hidden in the control variable . In case of large disturbance,
this component is highly influential in the control. However,
when the steady state is reached, actually becomes a fixed
4The derivation procedure of the control equations for the buck–boost con-
verter is similar to that of the boost converter.
TABLE III
CONTROL EQUATIONS OF PWM-BASED SMVC BUCK, BOOST, AND
BUCK–BOOST CONVERTERS OPERATING IN CCM
point, thereby destroying the integral control. The equation
then reduces to the PWM PD linear controller form.
2) Performance Comparison With HM-Based SM Con-
trollers: It should be noted that this controller is not of absolute
robustness to line and load variations. Its robustness improves
with switching frequency. Full robustness of any controller
can only be achieved when the switching frequency is infinite.
Now, considering that both line and load variations will affect
the switching frequency and hence deteriorate the dc regulation
in the conventional HM-based SM controlled converters [10],
the adoption of the constant frequency PWM technique in
SM controllers will provide comparatively better steady-state
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line and load regulated converters. On the other hand, the
dynamic responses of the two controllers (assuming both
types of controllers to operate at a similar averaged constant
switching frequency) will not be differ significantly. Recall
that in SM controlled systems, the dynamic behavior is mainly
determined by the sliding coefficients. Apparently, if both types
of controllers have the same set of sliding coefficients and are
operating in the same frequency range, their dynamic responses
will be similar.
3) Comparing the Proposed Approach to the Nonlinear
PWM Controller Design Approach: It is also interesting to note
that the derived controllers can be viewed as a type of nonlinear
state-feedback controllers designed from nonlinear “per-cycle
averaged models” of the converters. In fact, the method reported
in [15] can be used to derive the same nonlinear duty cycle
expression reported in this paper. The method used in nonlinear
PWM controller design is to assume a large-signal average
model of the converter at the start of the derivation [15]. In our
approach, the model of the converter is retained in its discrete
state-space form throughout the derivation. When the duty
cycle is equivalent to the equivalent control, i.e., , an
averaging process takes place. Note that describes the in-
stantaneous control required for SM control operation to occur.
Hence, when the duty cycle control is employed to implement
the over a finite time period of a switching cycle, the re-
quired instantaneity is spread over a switching cycle. Therefore,
this can be considered as “per-cycle averaging” of the converter
model. Thus, the main difference of our approach from that of
nonlinear PWM control is that while the same assumption of
an “average model” holds, our approach, which only averages
the model during the implementation of the controller, retains
much of the power converter dynamics. This results in a set of
design restrictions: the existence conditions, which are evolved
from the instantaneous dynamics of the converter, as required
by the SM control theory. Such design restrictions are absent
from the nonlinear PWM controller design approach. Finally,
knowing that the abidance of the existence condition implies
that the system’s trajectory will strictly follow the desired
sliding surface, the system’s dynamic response will strictly
obey the designed dynamics. Such stringency is not present in
the nonlinear PWM controller design approach.
4) Design Constraints of the Proposed Voltage Con-
troller: The ability to stabilize and control converter systems
with right-half-plane-zero (RHPZ) characteristic in their
duty-cycle-to-output-voltage transfer functions using the
voltage mode controller comes at the expense of a lower
bandwidth than the current mode controllers. This is also
true for SM types of voltage controllers. The adoption of the
PWM-based SM voltage controller does not change the fact
that such frequency limitation exists. Lower values of sliding
coefficients, i.e., controller bandwidth, are to be chosen for the
PWM-based SM voltage controller for converters with RHPZ,
as compared to the current mode controller. This explains
why the best achievable response by the PWM-based SMVC
boost converter is slower than the response obtainable from the
peak current mode controlled boost converter (as illustrated
later in the experimental results). Worthmentioning is that the
restriction of the control parameter selection due to the RHPZ
of the boost converter is actually inherently embedded in the
existence conditions. The constraint of the condition automati-
cally compromises for the system’s RHPZ and prevents a high
bandwidth to be selected.
D. Other Design Considerations
Briefly, the design of the PWM-based SM controller can be
summarized as follows: selection of the desired settling time
of the response and the type and amount of damping required;
calculation of the corresponding sliding coefficients using the
corresponding sets of equations, i.e., (19) and (20); inspection
of the sliding coefficients’s appropriateness using the existence
conditions in Table II; and formulation of the control equations
by substituting the selected sliding coefficients to calculate for
and . The following addresses the issues concerning
the implementation of the controller.
1) Bandwidth of Ramp Voltage Generator: The formulation
of the ramp voltage signals is dependent on the instantaneous
input and/or output voltages (see Table III). A change in load
affecting the output voltage or a change in input voltage will
both affect the ramp voltage. Hence, to ensure the correct gener-
ation of the ramp voltage signal corresponding to the dynamical
behavior of input and/or output voltages, the bandwidth of the
ramp voltage generator must be greater than the bandwidths of
the input and/or output voltage variations. Note that this varying
of the peak magnitude of the ramp signal with the input and/or
output voltages is part of the controller’s effort to maintain re-
spectively the line and load regulation properties of the system.
2) Load Resistance Dependence: A close inspection of the
control equations reveals that the control signal is actually
load dependent. Thus, for the controller to have good regulation
performance against load changes, the instantaneous value of
should be fed back. However, this would require additional
sensors and cumbersome computations, which complicate the
controller. On the other hand, the dependence and sensitivity of
on the load can be minimized by a proper design of sliding
coefficient such that . In such circum-
stance, the design value of load resistance can be made a con-
stant parameter . If this is adopted, the real system’s
dynamics at SM operation will be changed from being ideal
(30)
to the actual case of
(31)
where is the instantaneous load resis-
tance, when the load differs the design value. However, since
, the dynamics of the actual case will
be very close to the ideal case.
3) Maximum Duty Cycle: Recalling that the boost and
buck–boost type converters cannot operate with a switching
signal that has a duty cycle , a small protective device is
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Fig. 4. Steady-state waveforms of control signal v , input ramp v , and generated gate pulse u for the SMVC boost converter operating at full-load resistance
r = 24 
. (a) v = 20 V. (b) v = 24 V, (a) v = 28 V.
TABLE IV
SPECIFICATION OF BOOST CONVERTER
required to ensure that the duty cycle of the controller’s output
is always .
III. EXPERIMENTAL RESULTS AND DISCUSSIONS
The derived PWM-based SM voltage controller has been
experimentally verified on a buck converter [11]. In this section,
we present the experimental verification of the PWM-based
SMVC boost converter.
Table IV shows the specification of the 100 W boost con-
verter used in this section. The PWM-based SM controller is
Fig. 5. Plots of dc output voltage V against load resistance r for the PWM-
based SMVC boost converter at minimum, nominal, and maximum input volt-
ages.
designed to give an under-damped response at a bandwidth
of 1.25krad/s, i.e., 0.8 ms, and 4.0 ms, and
with damping coefficient . From (19) and (20), the
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TABLE V
LOAD REGULATION PROPERTY FOR MINIMUM TO MAXIMUM LOAD. OUTPUT VOLTAGE AT NOMINAL OPERATING CONDITION v = 24 V AND r = 24 
 IS
v = 47.95 V
TABLE VI
LINE REGULATION PROPERTY FOR MINIMUM TO MAXIMUM INPUT VOLTAGES. OUTPUT VOLTAGE AT NOMINAL OPERATING CONDITION v = 24 V AND
r = 24 
 IS v = 47.95 V
Fig. 6. Experimental waveforms of output voltage ripple ~v and output current i of the boost converter with the peak current mode controller operating at input
voltage 20 V (minimum), 24 V (nominal), and 28 V (maximum), and alternating between load resistances 24 
 (minimum), 48 
 (half), and 240 
 (maximum).
(a) v = 20 V (0.2/1.0 A). (b) v = 20 V (1.0/2.0 A). (c) v = 20 V (0.2/2.0 A). (d) v = 24 V (0.2/1.0 A). (e) v = 24 V (1.0/2.0 A). (f) v = 24 V (0.2/2.0
A). (g) v = 28 V (0.2/1.0 A). (h) v = 28 V (1.0/2.0 A). (i) v = 28 V (0.2/2.0 A).
sliding coefficients are determined as
and . Note that designing for the
full-load condition, , i.e.,
. Setting the reference voltage in the controller
as 8 V, the feedback divider ratio can be calculated
as . Finally, control parameters are
determined as
and .
A. Variable Ramp
Fig. 4(a)–(c) shows the steady-state waveforms of the SM
controller for the boost converter with minimum, nominal, and
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Fig. 7. Experimental waveforms of output voltage ripple v and output current i of the boost converter with the 1.5 krad/s bandwidth PWM-based SM controller
operating at input voltage 20 (minimum), 24 (nominal), and 28 V (maximum), and alternating between load resistance 24 
 (minimum), 48 
 (half), and 240 

(maximum). (a) v = 20 V (0.2/1.0 A). (b) v = 20 V (1.0/2.0 A). (c) v = 20 V (0.2/2.0 A). (d) v = 24 V (0.2/1.0 A). (e) v = 24 V (1.0/2.0 A). (f) v = 24
V (0.2/2.0 A). (g) v = 28 V (0.2/1.0 A). (h) v = 28 V (1.0/2.0 A). (i) v = 28 V (0.2/2.0 A).
maximum input voltages. The control signal is formulated
through analog computation of the feedback signals , and
using the expression described in (28). The ramp signal
is generated with peak magnitude as described in (29) using
feedback signals through an analog variable ramp gen-
erator. Both and are fed into a pulsewidth modulator
to generate the gate pulse , for the switching of the boost con-
verter. Clearly, the figures show the different ramp magnitudes
and the duty ratios for different input voltages. Specifically, at
V, 24 V, and 28 V, the magnitudes of are roughly
4.67, 4.0, and 3.33 V, respectively, and the duty ratio are
roughly 0.56, 0.48, and 0.44, respectively.
B. Regulation Performance
Fig. 5 shows the measured dc output voltage versus the oper-
ating load resistance for three input voltage conditions, i.e., min-
imum, nominal, and maximum input voltages.A tabulation of
the data in terms of the load and line regulation properties is also
given in Tables V and VI respectively. According to Table V, the
maximum load-regulation error occurs at V, with a de-
viation of 1.75% from . Similarly, it can be
found from Table VI that the maximum line-regulation error oc-
curs at minimum load , with a deviation of 1.42%
from .
C. Performance Comparison With Peak Current Mode
Controller
The dynamic behavior of the PWM-based controller is com-
pared to that of a UC3843 peak current mode PWM controller
that is optimally tuned to operate at the step load change from
to for the input condition
V. Fig. 6(a)–(i) shows the experimental waveforms of the peak
current mode controlled boost converter operating at a load re-
sistance that alternates between and for
various input voltages.
It can be seen that with the peak current mode PWM con-
troller, the dynamic behavior of the system differs for different
operating conditions. Specifically, the response becomes less
oscillatory at higher input voltages. Moreover, the dynamic be-
havior and transient settling time are also different between the
various cases of operating conditions. Specifically, at a lower
step current change, i.e., 0.2 A to 1.0 A, the response of the
system becomes critically damped, instead of its optimally de-
signed response which is slightly under-damped, as shown in
Authorized licensed use limited to: IEEE Xplore. Downloaded on December 18, 2008 at 02:31 from IEEE Xplore.  Restrictions apply.
1826 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 53, NO. 8, AUGUST 2006
Fig. 6(f). Furthermore, in the worst case operating condition:
V and step output current change of 0.2 to 2.0 A, the
system has a settling time of 5.8 ms and a relatively high voltage
ripple swing of 5.6 V [see Fig. 6(c)], which is much deviated
from the optimally designed value of 2 ms and a voltage ripple
swing of 2.6 V [see Fig. 6(f)]. This is expected since the peak
current-mode controller is designed under a linearized small
signal model that is only optimal for a specific operating condi-
tion. Thus, when a different operating condition is engaged, the
responses varies.
On the other hand, with the PWM-based SM controller, the
dynamic behavior of output voltage ripple is basically similar
(i.e., slightly under-damped) for all operating input and load
conditions. This is illustrated in Fig. 7(a)–(i), which shows the
experimental waveforms of the PWM-based SM controlled
boost converter operating at the same set of operating condi-
tions as the peak current mode controlled boost converter.
Furthermore, the transient settling time, which is around 4.4
ms, is also independent of the direction and magnitude of the
step load change and the operating input voltages. This coin-
cides with our design, which being a 1.25 krad/s bandwidth con-
troller, is expected to have a settling time of
ms. Moreover, in the worst case operating condition:
V and step output current change of 0.2 to 2.0 A, the settling
time is still around 4.4 ms and the voltage ripple swing is 3.4 V
[see Fig. 7(c)]. This is close to the optimally designed system,
which has voltage ripple swing of 3.0 V [see Fig. 7(f)]. Hence,
the strength of the SM controller in terms of robustness in the
dynamic behavior under different operating conditions and un-
certainties is demonstrated. Additionally, the example also il-
lustrates a major difference between a large-signal controlled
system (SM) and a small-signal controlled system (PWM), that
is, the former complies to the design with a similar response
for all operating conditions, while the response of the latter will
only comply to the design at a specific operating condition.
IV. CONCLUSION
A unified approach to the design of fixed-frequency PWM-
based SM controllers for all dc–dc converter types operating
in continuous conduction mode is presented. For completeness
sake, the design approach is concurrently illustrated on the buck,
boost, and buck–boost converters. Simple control equations for
implementation of the PWM-based SM voltage controllers for
the different converters are also derived. An experimental pro-
totype of the derived boost controller/converter system is devel-
oped to validate the design methodology. Different static and
dynamic tests with line and load changes are also performed to
test the functionalities of such systems. It can be concluded from
the results that the PWM-based SM voltage controllers are fea-
sible for common dc–dc conversion purposes.
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